

Project Name

DZ22-2 Interface Board Schematic


CONTENTS

SCHEMATIC Name	SHEET
01. Contents	1
02. Block Diagram	2
03. DVI-I Interface	3
04. DVI Over HDMI Interface	4
05. USB3300	5
06.Audio Interface	6
07. FPGA Ethernet Interface	7
8. Ethernet Phy & Port	8
9.Power Supply Monitoring	9
10. FPGA Configuration	10
11. Clock Synthesis	11
12. FPGA Power and Decoupling	12
13. DDR2 SDRAM Interface-1	13
14. DDR2 SDRAM Interface-1	14
15.FPGA Debug	15
16.Monitor-DC-DC	16
17.Power Supplies	17
18.Monitor-DVI Interfance	18
19.Monitor scaler	19
20.USB	20
21.Audio	21


REVISION HISTORY

Date	Author	Version	Comments	Remark
2010/07/10	Cunbao	V01	First edition release for EVT	
2010/09/29	Cunbao	V01	DVT modify:add power mangment function	
2010/12/06	Cunbao	V01	PVT add current limited resistor R328--- P19,add R484,R485,R486,R487 for EMI issue.	
2010/12/07	Cunbao	V01	Connect C339 with ground for the VGA output issue,change value R407 for factory test, R423,R422,R424 for keypad LED luminance,add C373 and modify layout for low temperature issue	
2011/01/17	Cunbao	V01	Add CN108 for POE issue.delete R448 R449 R450 R451 for convenient layout about adding the CN108,delete FB131 FB132 for resistor match	
2011/03/08	Cunbao	V01	Add Q206 R488 C569 reserved for Q205 high temperature,add FB107 for ripple voltage,add C116 C118 C225 C561 C562 C563 C564 C565 C566 C567 C568 R223 R224 R230 R231 R223 R224 for DDR signal good performance.	
2011/03/29	Cunbao	V01	DVT II Change IC U132 Vender to AD52651,U104 U105Vender to W9751G6JB-25	
2011/04/27	Cunbao	V01	DeleteR103,R104,R105,R106,R107,R108,R109,R110,R111,R112,R113,R114,R115,R116,R119,R120, R121,R130,R131,R133,R134,R135,R136,R137,R138,R139,R141,R142,R143,R144,R117,R118,R132, R140,R145,R146,R147,R148,same with Panologic design.Add R473~R476 for status stable,NC Q205 delete FB107and add Q206 R488 for 5v low voltage drop.For DVI EMI issue,change FB127~FB130 material and footprint.Reserve C304 R445 for AC ON pulse issue,add C570 C438 to avoid AC ON VCC_5V high current.	


InnoLux DZ22-2_IF_circuit_PR_development			
Document Number :	SIZE : A3	APPRO BY :	
TITLE : Contents		CHECK BY :	
DATE :	2011/04/27	DRAWN BY :	
SHEET	1 OF 21	Rev : V01	Cunbao







InnoLux		DZ22-2_IF_circuit_PR_development	
Document Number :	SIZE : A2	APPRO BY :	
TITLE :	Block	CHECK BY :	
DATE :	2011/04/27	DRAWN BY :	
SHEET 2 OF 21	Rev : V01	Cunbao	



InnoLux DZ22-2_IF_circuit_PR_development			
Document Number :	SIZE :	APPRO BY :	
	B		
TITLE :	DVI-I Interface		CHECK BY :
DATE :	2011/04/27		DRAWN BY :
SHEET 3 OF 21	Rev :	Cunbao	
	V01		






InnoLux DZ22-2_IF_circuit_PR_development		
Document Number :	SIZE : C	APPRO BY :
TITLE :	DVI Over HDMI Interface	CHECK BY :
DATE :	2011/04/27	DRAWN BY :
SHEET 4 OF 21	Rev : V01	Cunbao



InnoLux DZ22-2_IF_circuit_PR_development			
Document Number :	SIZE :	APPRO BY :	
	Custom		
TITLE :	USB3300		
CHECK BY :			
DATE :	2011/04/27		
DRAWN BY :	Cunbao		
SHEET 5 OF 21	Rev :	V01	

3.3V supply
up to 250mA




I2C Address is:
0x35 for writes
reads not supported



2-WIRE
CONTROL
MODE

- NOTES:
- Layout: Read Power Supply notes on page 46 of WM8750BL data sheet and refer to notes for Figure 50.
 - HPSWEN bit should be set to a 1 HPSWPOL bit should be set to 0.


220uF caps should be 6.3V Aluminum Electrolytics.



InnoLux DZ22-2_IF_circuit_PR_development			
Document Number :	SIZE :	APPRO BY :	
	B		
TITLE :	Audio Interface		CHECK BY :
DATE :	2011/04/27		DRAWN BY :
SHEET	6	OF 21	Rev : V01
			Cunbao



InnoLux				DZ22-2_IF_circuit_PR_development	
Document Number :		SIZE :	APPRO BY :		
		B			
TITLE :		PGA Ethernet Interface		CHECK BY :	
DATE :		2011/04/27		DRAWN BY :	
SHEET	7	OF	21	Rev :	Cunbao
				V01	



The 88E1119R PHY is configured through the RXD[7:0] pins. RXD[7:0] pins have internal Pull down resistors.




Default Hardware Configuration Selected

RXD[0:4] - PHYADR[4:0] -> 0x00000 (PHY Address)

RXD5 - PWRDN -> 0 (Normal Operation)

RXD6 - DISCLK125 -> 0 Enable 125CLK


RXD7 - Reserved -> 0



For DZ19-2 mode, delete these component


InnoLux DZ22-2_IF_circuit_PR_development		
Document Number :	SIZE : C	APPRO BY :
TITLE : Ethernet Phy & Port		CHECK BY :
DATE : 2011/04/27	Rev : V01	DRAWN BY : Cunbao
SHEET 8 OF 21		

Assume Vin is up to 10% high (5.5V), bottom resistor is 1% high and top resistor is 1% low when calculating thresholds. Thresholds are set 5% below nominal voltage.




InnoLux		DZ22-2_IF_circuit_PR_development	
Document Number :	SIZE :	APPRO BY :	
	B		
TITLE :		CHECK BY :	
Power Supply Monitoring			
DATE :	2011/04/27		DRAWN BY :
SHEET 9 OF 21	Rev :	Cunbao	
	V01		

M0 = 1
M1 = 0
==> SPI Mode Selected.




InnoLux DZ22-2_IF_circuit_PR_development			
Document Number :	SIZE :	APPRO BY :	
	B		
TITLE :			CHECK BY :
FPGA Configuration			
DATE :	2011/04/27		DRAWN BY :
SHEET 10 OF 21	Rev :	Cunbao	
	V01		

Add R473 R474 R475 R476
for status stable




InnoLux				DZ22-2_IF_circuit_PR_development	
Document Number :		SIZE :	APPRO BY :		
		B			
TITLE :					CHECK BY :
Clock Synthesis					
DATE :		2011/04/27		DRAWN BY :	
SHEET 11 OF 21		Rev : V01		Cunbao	




Decoupling VCCINT


Decoupling VCCO_1




Decoupling VCCO_3



Decoupling VCCAUX




U100-9




XC6SLX100
FG(G)484
POWER
9 of 12

Decoupling VCCO_0






Decoupling VCCO_2







InnoLux DZ22-2_IF_circuit_PR_development

Document Number :	SIZE : B	APPRO BY :
TITLE : FPGA Power and Decoupling	CHECK BY :	
DATE : 2011/04/27	DRAWN BY : Cunbao	
SHEET 12 OF 21	Rev : V01	







For DZ19-2 mode, Not connect CN108




- Note:
1. CN101/CN102 is no locked package for normal model. CN101 is locked package for special model (Dell).
 2. D116 must be co-layed with R259
 3. U156 must contain TO263, TO252 and SOT223 package


InnoLux		DZ22-2_IF_circuit_PR_development	
Document Number :	SIZE : A3	APPRO BY :	
TITLE : Monitor-DC-DC		CHECK BY :	
DATE :	2011/04/27	DRAWN BY :	
SHEET 16 OF 21	Rev : V01	Cunbao	




InnoLux				DZ22-2_IF_circuit_PR_development	
Document Number :	SIZE :	APPRO BY :			
		A3			
TITLE :	Power Supplies			CHECK BY :	
DATE :	2011/04/27			DRAWN BY :	
SHEET	17	OF	21	Rev :	EVT
				Cunbao	




InnoLux DZ22-2_IF_circuit_PR_development		
Document Number :	SIZE : A3	APPRO BY :
TITLE : DVI-I Interface		CHECK BY :
DATE : 2011/04/27	DRAWN BY : Cunbao	
SHEET 18 OF 21	Rev : V01	



InnoLux DZ22-IF_circuit_PR_development		
Document Number :	SIZE : A2	APPRO BY :
TITLE : Scaler		CHECK BY :
DATE : 2011/04/27		DRAWN BY :
SHEET 19 OF 21	Rev : V01	Cunbao



InnoLux				DZ22-2_IF_circuit_PR_development	
Document Number :		SIZE :	APPRO BY :		
		A4			
TITLE :					CHECK BY :
USB					
DATE :		2011/04/27			DRAWN BY :
SHEET		20	OF	21	Cunbao
		Rev :		V01	



Volume adjust range :
0.3V ~ 4.5V

MUTE: A logic Low on this pin
disables the outputs and a
logic high enables the
output. 0V-5V. SD/MUTE Input
High(>1.42v), SD/MUTE Input
Low(<0.65v)

InnoLux DZ22-2_IF_circuit_PR_development			
Document Number :	SIZE :	APPRO BY :	
TITLE :		CHECK BY :	
DATE :		DRAWN BY :	
SHEET	21 OF 21	Rev :	Cunbao
		V01	